スーパーグローバル大学創成支援(SGU) Waseda Ocean構想
Waseda Goes Global:A Plan to Build a Worldwide Academic Network
that is Open, Dynamic and Diverse
| 日 時 | 2018年10月19日（金）16:30 – 18:00 |
|---|---|
| タイトル | Extreme Energy-Efficient Computer Architectures |
| 場 所 | 早稲田大学40号館102室（グリーン・コンピューティング・システム研究機構） （地図） |
| 対象者 | 学生、大学院生、教職員、一般 |
| 参加費 | 無料 |
| 主 催 | 早稲田大学SGU（スーパーグローバル大学創成支援） ICT・ロボット工学拠点 早稲田大学アドバンスト・マルチコア・プロセッサ研究所 |
| 後 援 | IEEE Eta Kappa Nu Waseda University Student Chapter Mu Tau IEEE Multicore STC |
Energy and power are the main constraints in computer architecture today and in the foreseable future. Unfortunately, there is no silver-bullet technique that can single-handedly solve the problem. Instead, we need to apply a set of technologies that, in combination, can improve energy efficiency substantially. This talk presents some of these technologies. Cores need to be designed to flexibly operate at a wide range of voltages, and techniques such as power gating and voltage speculation need to be widespread. New formal controllers can manage multiple parameters concurrently for minimal resource waste. Further, if novel devices can be integrated with conventional CMOS, highly efficient architectures can be designed.
Josep Torrellas is the Saburo Muroga Professor of Computer Science at the University of Illinois at Urbana-Champaign (UIUC). He leads the Center for Programmable Extreme-Scale Computing, a center focused on architectures for extreme energy and power efficiency. He has been the director of the Intel-Illinois Parallelism Center (I2PC), a center created by Intel to advance parallel computing. He has made contributions to parallel computer architecture in the areas of shared memory multiprocessor organizations, cache hierarchies and coherence protocols, thread-level speculation, and hardware and software reliability. He is a Fellow of IEEE, ACM, and AAAS. He received the 2015 IEEE CS Technical Achievement Award, and the 2017 UIUC Campus Award for Excellence in Graduate Student Mentoring.
English 
お問合せ